Uppsala, Sweden - The J-Link Ultra debug probe from IAR Systems supports power debugging within IAR Embedded Workbench and is designed for use with ARM Cortex devices. The new JTAG/SWD probe features a USB 2.0 Hi-speed interface, SWO frequency up to 25 MHz, and JTAG speeds up to 25 MHz.
Used with IAR Embedded Workbench, the probe provides developers with the means to optimize their applications for minimal power consumption by correlating current sampling alongside program execution and analyzing the software's influence on power consumption.
The probe supports ARM7, ARM9 and ARM11, together with Cortex-M0, -M1, M3, -M4 and -R4 core. The J-Link Ultra now supports the self-clocking Manchester code, thus removing the need to specify the correct MCU speed in the debugger.
More information on power debugging techniques using IAR Embedded Workbench and IAR J-Link Ultra probe is available at www.powerdebugging.com.
IAR J-Link Ultra for ARM is priced at US$620 in single unit quantities. The probe is available now from any of IAR Systems' distributors, your local IAR Systems sales office, or from the IAR Systems e-shop at www.iar.com/eshop.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.