Breaking News
Product News

Digital ADC IP uses digital library cells, benefits ASICs and FPGAs

7/20/2010 12:45 PM EDT
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Stellamar
User Rank
Rookie
re: Digital ADC IP uses digital library cells, benefits ASICs and FPGAs
Stellamar   8/4/2010 8:37:06 PM
NO RATINGS
Stellamar uses a revolutionary technology which allows us to achieve higher resolutions with lower clocks compared to designs based on Lattice’s technique. Stellamar Marketing

DrFPGA
User Rank
Blogger
re: Digital ADC IP uses digital library cells, benefits ASICs and FPGAs
DrFPGA   7/24/2010 2:02:04 AM
NO RATINGS
Wonder if this uses the technique described in a Lattice write-up: http://www.eetimes.com/design/analog-design/4008891/Leveraging-FPGA-and-CPLD-digital-logic-to-implement-analog-to-digital-converters

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll