Breaking News
Product News

Digital ADC IP uses digital library cells, benefits ASICs and FPGAs

7/20/2010 12:45 PM EDT
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Stellamar
User Rank
Rookie
re: Digital ADC IP uses digital library cells, benefits ASICs and FPGAs
Stellamar   8/4/2010 8:37:06 PM
NO RATINGS
Stellamar uses a revolutionary technology which allows us to achieve higher resolutions with lower clocks compared to designs based on Lattice’s technique. Stellamar Marketing

DrFPGA
User Rank
Blogger
re: Digital ADC IP uses digital library cells, benefits ASICs and FPGAs
DrFPGA   7/24/2010 2:02:04 AM
NO RATINGS
Wonder if this uses the technique described in a Lattice write-up: http://www.eetimes.com/design/analog-design/4008891/Leveraging-FPGA-and-CPLD-digital-logic-to-implement-analog-to-digital-converters

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week