Norwood, Mass.— Analog Devices Inc. (ADI) has started to sample a pair of low-power, high-speed 14-bit ADCs (analog-to-digital converters) that incorporate the JESD204A data converter serial interface standard.
The JESD204A standard was developed to allow designers of high-speed communications and data acquisition systems to extend transmission lengths while improving signal integrity and simplifying printed-circuit board layout. The AD9644 dual and AD9641 14-bit 80 MSPS (mega samples per second) ADCs use half the power of competing products and 25 percent less board area, according to ADI.
The AD9644 consumes 423 mW at 80 MSPS and features a multi-stage, differential-pipelined architecture with integrated output error correction logic. At 70 MHz and 80 MSPS, the AD9644 achieves an SNR (signal-to-noise ratio) of 73.7 dBFS and an SFDR (spurious-free dynamic range) of 92 dBc.
The JESD204A industry serial interface standard reduces the number of data inputs/outputs between data converters and other devices, such as FPGAs. Fewer interconnects simplifies layout and allows smaller form factor realization without impacting overall system performance. These attributes are important for a range of high-speed applications, including portable instrumentation, ultrasound equipment, radar, wireless infrastructure (GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA), and software-defined radios.
NXP is another chip vendor that offers high-speed data converters, which support the JEDEC JESD204A serial interface standard. NXP's JEDEC-based data converters include two analog-to-digital converters (ADCs)—the 12-bit ADC1213Dxx and 14-bit ADD1413Dxx— and a digital-to-analog converter (DAC), the DAC1408D650. For more on this story: click here..
The AD9644 is available in a 48-lead LFCSP (7 mm x 7 mm) and is specified over the industrial temperature range of -40°C to +85°C.
Pricing: In 1ku quantities, the AD9644 is $37 each, and the AD9641 is $26.35.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.