Breaking News
Product News

Synopsys adds features to DesignWare Universal DDR memory controller

2/11/2011 01:13 PM EST
1 Comment
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Synopsys adds features to DesignWare Universal DDR memory controller
DrFPGA   2/26/2011 6:28:13 PM
It would be interesting to know if some of this technology came from the Virage purchase. Some of the features (like high priority bypass) seem to be similar to those in the Virage controller. If yes, this is a good thing- they are leveraging the technology from the purchase.

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Top Comments of the Week
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.