Rohm Semiconductor has released a series of high-density and high-speed EEPROMs. The lineup comes with densities of 512 k and 1 Mb, with speeds to up to 1 MHz.
All EEPROMs feature a double cell structure to eliminate accidental failures, and a double protection circuit to prevent writing errors. This makes them suitable memory solutions for a wide range of devices such as consumer, industrial and automotive applications. Rewriting is performed by passing electrons through a tunnel oxide film. This, however, causes deterioration of the film, eventually leading to memory failure where the memory cell data is locked at '1' and cannot be rewritten to.
Rohm’s double cell structure prevents this by allotting two cells for each memory bit, connected in an OR configuration so that the second cell is able to operate upon failure of the first. All LSIs become unstable during power ON and OFF: EEPROMs are even more susceptible to failure, making it impossible to even recover from one malfunction. In response to this, Rohm has integrated a double protection circuit consisting of a Power ON Reset (POR) block that resets during start-up and a Low Voltage Write Error Protection Circuit (LVCC) that prevents write operations and resets during low voltage conditions (LVCC and below).
Data can be rewritten up to 1 million times and stored for 40 years. The new devices can be delivered in standard packages such as SO8 and TSSOP8. All control functions are available through two ports of the serial clock (SCL) and serial data (SDA).
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.