Analog Devices Inc. has introduced a clock buffer and divider IC that combines high-speed, extremely low jitter (41 fs across the 12-kHz to 20-MHz band) and selectable division capability.
The 1.65-GHz AD9508 clock buffer is designed for communications, instrumentation, defense and aerospace equipment that require ultra-high-speed data conversion with optimum SNR (signal-to-noise ratio) performance. The device has four dedicated output dividers with bus-programmable division (integers up to 1024) and phase delay, and automatic synchronization. The dividers also have pin-strapping capability for hardwired programming at system power-up. The AD9508 supports up to four differential, or eight single-ended outputs and three logic levels: LVDS (1.65 GHz), HSTL (1.65 GHz), and CMOS (250 MHz).
RMS jitter in HSTL output mode:
41 fs @ 622.08 MHz (12 kHz to 20 MHz)
72 fs @ 622.08 MHZ (20 kHz to 80 MHz)
Dividers are pin-strappable for division factors of 1,2,4,8, or 16
Outputs: 4 LVDS or HSTL; 8 single-ended CMOS
Output-to-output skew: <48 ps (LVDS)
Supply voltage: 2.5 V/3.3 V
Price each in 1,000 quantity
-40°C to 85°C
View product page, download data sheet and order samples by clicking here.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.