Breaking News
Product News

Mentor and GateRocket streamline the FPGA verification flow

9/20/2010 07:53 PM EDT
1 Comment
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Max The Magnificent
User Rank
re: Mentor and GateRocket streamline the FPGA verification flow
Max The Magnificent   9/20/2010 8:05:38 PM
I must admit to feeling a little pleased with myself, because the first time I heard Mentor’s Precision Rad-Tolerant FPGA synthesis tool i said to myself "It would be great if you could use a RocketDrive to inject soft errors into the design." I even mentioned this to the folks at Mentor and GateRocket ... I wonder if my suggestion spurred them to action?

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll