Breaking News
Product News

eASIC Nextreme

10/5/2010 05:52 PM EDT
1 Comment
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Max The Magnificent
User Rank
re: eASIC Nextreme
Max The Magnificent   10/5/2010 6:07:03 PM
As we plunge into lower and lower technology nodes, designing regular ASICs becomes harder and harder. The great thing about eASIC's single-via configuration technology is that the interconnect can be pre-characterized, so the delays are very deterministic; also eASIC have already handled the vast majority of signal integrity and similar problems. The result is fast turn around and relatively low NRE for devices that are much faster and consume much less power than regular FPGAs. However there is an overhead, so they don't really reach full ASIC capabilities. I'm guessing 75% of the performance of a regular ASIC and 130% the power consumption (at the same technology node). Does anyone have better figures?

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Top Comments of the Week
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.