Breaking News
Product News

It’s crazy – Xilinx Virtex-7 FPGAs to support 2.78 terabits/sec!

11/17/2010 05:42 PM EST
5 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Koda23
User Rank
Rookie
re: It’s crazy – Xilinx Virtex-7 FPGAs to support 2.78 terabits/sec!
Koda23   11/22/2010 7:50:07 PM
NO RATINGS
The latest I've heard is that Altera intends to have their first Stratix V GT with 28 Gbps transceivers ready in mid to late 2011. That would be the 622K LE device referenced in the table above. I would expect that Xilinx and Altera will continue to leapfrog each other in their product announcements and technology related to these high performance devices.

DrFPGA
User Rank
Blogger
re: It’s crazy – Xilinx Virtex-7 FPGAs to support 2.78 terabits/sec!
DrFPGA   11/22/2010 5:32:03 AM
NO RATINGS
Anyone want to guess how long it will take to send the HD version of Avatar (the 3hr special directors cut) at 2.8 Terabits a second? Visit back in a few days for the answer. (A hint- it's much shorter than 3hrs...)

Max The Magnificent
User Rank
Blogger
re: It’s crazy – Xilinx Virtex-7 FPGAs to support 2.78 terabits/sec!
Max The Magnificent   11/18/2010 3:12:41 PM
NO RATINGS
Re your point that Altera have time to counter... Yes they do ... isn't it exciting (grin)

paul.dillien
User Rank
Blogger
re: It’s crazy – Xilinx Virtex-7 FPGAs to support 2.78 terabits/sec!
paul.dillien   11/18/2010 3:09:02 PM
NO RATINGS
Hi Max Yes it is impressive – but first devices available in 2012... That’s taking early announcements to a new level. A lot can happen in the 12-18 months until then. I don’t recall seeing an estimated shipping date from Altera for Stratix V GT devices, but they have time to counter with a device that has more than the four 28G transceivers. The Xilinx announcement looks to be a direct response to the GT, even down to having a video demonstration.

Max The Magnificent
User Rank
Blogger
re: It’s crazy – Xilinx Virtex-7 FPGAs to support 2.78 terabits/sec!
Max The Magnificent   11/17/2010 5:58:40 PM
NO RATINGS
When we start talking about one FPGA with 16 28Gbps transceivers and 72 13.1Gbps transceivers ... well, I don;t know about you, but my mind boggles...

Most Recent Comments
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.