Breaking News
Product News

Altera FPGA I/F targets serial, high-density Bandwidth Engine device from MoSys

2/8/2011 03:02 PM EST
3 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
sgabriel
User Rank
Rookie
re: Altera FPGA I/F targets serial, high-density Bandwidth Engine device from MoSys
sgabriel   3/2/2011 12:07:39 AM
NO RATINGS
Dr. DSP, Our Stratix IV GT development board interfaces directly with MoSys' development board. At this time, we’re not planning to implement a unique development board since we already have nice a solution with our board and MoSys’.

DrFPGA
User Rank
Blogger
re: Altera FPGA I/F targets serial, high-density Bandwidth Engine device from MoSys
DrFPGA   2/28/2011 10:16:17 PM
NO RATINGS
Sounds like a good opportunity for a development board. Any plans to make one available? Let us know...

Max The Magnificent
User Rank
Blogger
re: Altera FPGA I/F targets serial, high-density Bandwidth Engine device from MoSys
Max The Magnificent   2/9/2011 7:50:22 PM
NO RATINGS
Now I want a Bandwidth Engine of my very own!

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll