San Jose, Ca. - Hardware/software co-verification specialist EVE is teaming with Denmark’s Xena Networks on an Ethernet testing system that combines the former’s ZeBu hardware-assisted verification tools and the later’s high-density solution.
Xena’s gigabit Ethernet tester, used for load-stress and functional testing of Ethernet equipment and network infrastructure has been integrated with the ZeBu (for zero bugs) emulation tools to test next-generation Ethernet switch chips.
The company’s XenaCompact generates multi-port 1G Ethernet traffic through EVE’s multi-port Ethernet in-circuit emulation (ICE) speed-rate adapter with traffic buffering to manage dataflow to ZeBu emulating the design under test (DUT).
“Many design teams develop in-house test systems, but continue to search for commercial test equipment that won’t stretch their capital equipment budget,” said Luc Burgun, president and chief executive officer (CEO) of EVE, which will demonstrating the capability at the Design Automation Conference at the Convention Center in San Diego,Ca., June 6-8.
To learn more, go to www.xenanetworks.com or www.eve-team.com.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.