CAST Inc. (www.cast-inc.com) is a privately held company that provides semiconductor intellectual property (IP) cores and platforms plus IP integration design services. The company features advanced image/video processing and microprocessor IP families, and the memory controllers, high-speed buses, peripherals, and other functions needed to build complete systems.
The folks from CAST have just announced a bunch of new cores for image scaling, video deinterlacing, and graphics acceleration. These are now available in the Video and Image IP core product line (Click Here for details).
The folks at CAST say that they already offer one of the broadest and deepest available lines of video and image compression IP, with cores for H.264, JPEG 2000, and five JPEG variations. The new processing cores handle functions typically required before or after compression or de-compression, enabling CAST to offer a more complete video/image IP package to system-on-chip (SoC) designers.
The products just launched and now available for ASICs or FPGAs are as follows:
Polynomial, Frequency Domain, and Anisotropic Image Scalers, to convert the original resolution of an image or video to that of the system’s display. These image scaler core choices help designers optimize systems for applications ranging from very small mobile displays to ultra-high resolution large screens.
A Motion Adaptive Video Deinterlacer, to convert analog television or 1080i signals to non-interlaced, high-quality format for subsequent processing or display. The deinterlacer can perform fast and accurate Film Mode detection – also called Inverse Telecine or 3:2 Pulldown – for reconstructing original 24 fps material.
A 2D Graphics Accelerator, to speed up high-quality, high-resolution image rendering by implementing common graphic functions such as block transfers and vector drawing in fast hardware.
These cores are sourced from video and image IP experts Trilinear Technologies, a recently announced CAST technology partner.
Learn more about the new image and video processing cores by visiting CAST at the 48th DAC, San Diego, June 5–8, 2011, booth 2217.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.