Breaking News
Product News

Microsemi announces cost-optimized SmartFusion cSoC (mixed-signal FPGA)

8/25/2011 03:32 PM EDT
2 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
jg_
User Rank
Rookie
re: Microsemi announces cost-optimized SmartFusion cSoC (mixed-signal FPGA)
jg_   8/27/2011 3:31:34 AM
NO RATINGS
A 'cost-optimized' claim, without any mention of the price ?! No Gull-wing packages yet, and no Eval Boards with actual silicon ? - this looks like an early release to try to beat Cypress PSoC5 ?

DrFPGA
User Rank
Blogger
re: Microsemi announces cost-optimized SmartFusion cSoC (mixed-signal FPGA)
DrFPGA   8/25/2011 9:10:05 PM
NO RATINGS
The external memory controller is nice to have since you will need it just about all the time to keep the MCU running. If it was in soft logic it would take up too much room. What memory interfaces are supported?

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll