The folks at Altera have just announced that they have started shipping their 28-nm Arria V FPGAs. They say that the Arria V devices are the lowest power midrange FPGAs available on the market today with 10.3125-Gbps transceiver technology.
The Arria V family's innovative features allow designers to tailor their low power, high bandwidth, and low cost requirements for next-generation systems in the wireless, broadcast, and military markets.
The Arria V devices are the second family to ship from Altera's 28-nm product portfolio following the shipment of its Stratix V family in early 2011.
Developed on TSMC's 28-nm Low Power (28LP) process, the Arria V family is claimed to offer the lowest total power, lowest static power, and lowest transceiver power of any midrange FPGA family, consuming up to 40% less power compared to previous generation devices. The family also delivers 50% lower static power and 50% lower transceiver power than any FPGA in its class. By leveraging Altera's proven transceiver leadership with its sixth-generation transceiver IP, the family is optimized to consume 100 mW of power at 10.3125-Gbps data rates. A video demonstrating Altera's Arria V FPGA integrated transceiver technology, entitled Arria V FPGA Sneak Peek: Transceiver Operation at 6.325 Gbps and 10.3125 Gbps, is available at www.altera.com/b/arria-v-fpga.html
Companies like CommScope, a global leader in infrastructure solutions for communications networks, leverage Altera's devices to achieve the right balance of high performance and low power necessary for their next-generation 4G wireless networks.
"After thorough evaluation of multiple alternatives, we chose Altera's Arria V FPGAs for our upcoming remote radio heads and active antenna systems because they provided the high performance and lowest power we needed while providing the best value in a very price-sensitive market," said Carmine Pagano, engineering fellow at CommScope. "The Arria V devices we received will help us deliver 4G wireless infrastructure products with higher bandwidth, greater power efficiency and more cost effectiveness, enabling our customers to deliver optimal wireless coverage and quality of service while reducing their overall capital and operating expenses."
"The Arria V architecture, IP and development tools combined with TSMC's 28LP process enable our customers to achieve an optimized balance of cost, power and performance," said Patrick Dorsey, senior director of product marketing at Altera. "Our investment in tailoring the family to meet the unique requirements of wireless, broadband and military applications will ensure customers achieve the best performance per watt for their applications."
About Arria V FPGAs
The Arria V family is optimized for applications such as remote radio units, in-studio mixers, and 10G/40G linecards. The four family variants the GX, GT, SX and ST allow engineers to choose the device that meets their exact needs, with densities up to 503K logic elements (LEs), transceivers that operate up to 10.3125 Gbps, and an optional embedded dual-core ARM Cortex-A9 MPCore processor.
Altera's 28-nm device portfolio Tailored for specific design needs
Altera's 28-nm FPGA portfolio is tailored to meet the customer's diverse design requirements. The portfolio provides customers with clearly differentiated solutions across its Arria V, Cyclone V, and Stratix V FPGA families and its HardCopy V ASIC family. By investing in process technology, architecture, transceiver technology and hard intellectual property (IP) blocks, the portfolio enables designers to meet their unique cost, performance, and low-power needs with less time and effort. For more information on Altera's 28-nm product portfolio, visit www.altera.com/28nmportfolio.
Software support is available now and engineering samples of Altera's Arria V FPGAs are shipping today. For additional information about the devices, visit www.altera.com/arriav or contact your local Altera sales representative.
If you found this article to be of interest, visit Programmable Logic Designline
where you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).