Hittite Microwave Corporation now offers two surface-mount packaged clock generators, the HMC1032LP6GE and the HMC1034LP6GE for cellular/4G infrastructure, fiber optic and networking applications.
The HMC1032LP6GE and the HMC1034LP6GE have programmable frequency synthesis from 125 MHz to 3 GHz in both integer- and fractional-N relationships to their reference clocks. The HMC1032LP6GE clocks DSP, FPGA and high performance processors and operates from 125 MHz to 350 MHz; the HMC1034LP6GE, designed to meet the requirements of high speed data converters and physical layer devices (PHY), operates from 125 MHz to 3 GHz. The devices integrate high accuracy PLL and VCO circuits and an advanced delta-sigma modulator with 24-bit step range enabling frequency resolution of 3 Hz and below. A proprietary ‘exact frequency mode’ reduces frequency errors in fractional-N synthesis mode while maintaining noise and spur performance of the device.
The HMC1034LP6GE clock generator achieves phase jitter performance of 78 fs RMS typical (12 kHz to 20 MHz integration bandwidth) when operating at 800 MHz, and improves link level jitter performance, interface bit-error-rates (BER ) and eye-diagram metrics. Low noise clock multiplication in networking, data center, and storage applications is possible.
The HMC1032LP6GE and the HMC1034LP6GE may be used to generate the sample clocks for high speed data converters (ADCs & DACs) in cellular infrastructure and fiber-optic applications. With a phase-noise floor of less than -165dBc/Hz, the clock generators aim to improve the SNR (signal-to-noise-ratio) performance of data converters by providing very clean sample and device clocks. Both devices provide an AC coupled, differential clock pair with 2-bit adjustable output amplitude, and an output mute function, which may be set via the SPI interface.
The HMC1032LP6GE and the HMC1034LP6GE are assembled in 6 x 6 mm plastic leadless surface mount packages and support operation over the -40 °C to +85 °C temperature range.
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.