Some say that an efficient UART should be named as a "Holy Grail" of every microcontroller (MCU). So if the market needs faster, more efficient, and more sophisticated MCUs, the same story goes for UARTs.
The need for speed drives advanced solutions, both in software and hardware data flow control. That’s why the D16950 UART core from DCD (Digital Core Designs) enables Fast Mode – if 16 samples per bit are usually being sampled, then 4-15 will be used in Fast Mode.
"This core is perfect for applications in which the UART core and the microcontroller are clocked by the same signal and are implemented inside the same ASIC or FPGA chip," says Jacek Hanke, CEO of Digital Core Design. "Nevertheless, it's also a great solution for standalone implementation, where several UARTs are required to be implemented inside a single chip, and driven by some off-chip devices."
Thanks to its universal interface, the D16950 core implementation and verification are very simple, due to the elimination of a number of clock trees in the complete system.
The D16950 UART is functionally identical to the OX16C950, and is fully compatible with the most popular industry standards: 450, 550, 650 and 750. It allows serial transmission in two modes: UART mode and FIFO mode. In the latter mode, internal FIFOs are activated, thereby allowing 128 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit modes.
The D16950 also includes a programmable baud rate generator, which is capable of dividing the timing refer-ence clock input by divisors of 1 to (216-1) and produce an n x clock for driving the internal transmitter logic. Provisions are also included to use this n x clock to drive the receiver logic. The core is also equipped with complete MODEM-control capability and a processor-interrupt system that is fully customizable – interrupts can be programmed in accordance to specific requirements, thereby minimizing the computing required to handle the communications link.
Moreover, the core supports the IRDA data format mode, which – combined with unique multitasking capabilities – makes this IP Core one of the most advanced and flexible UART cores available.
As with all of DCD’s UART cores, the D16950 includes a fully automated testbench with complete set of tests allowing easy package validation at each stage of the FPGA or ASIC/SoC design flow. Click Here
for more information. Click Here
to see a datasheet.
If you found this article to be of interest, visit Programmable Logic Designline
where you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).