Integre Technologies, a leading provider of FPGA engineering services and products, today announced the release of the IP-HyperLink high speed digital signal processor (DSP) interface core for use with both Altera and Xilinx device families.
The Integretek IP-HyperLink FPGA core provides a high-speed extension of the AXI interface over a serial connection between a custom FPGA and Texas Instruments Incorporated’s (TI’s) TMS320C66x multicore DSPs. The Integretek IP-HyperLink core leverages TI’s proven HyperLink technology to ensure compatibility with TI’s KeyStone-based multicore processors. Developers supplementing TI's KeyStone devices with proprietary FPGA implementations will benefit from KeyStone’s HyperLink, a dedicated chip- to- chip interface.
Features of the IP-HyperLink FPGA core include:
“The IP-HyperLink FPGA core is the first product in our new line of high speed SERDES I/O core family,”
- AXI4 compliant Master and Slave interfaces
- Up to 25 Gbps transfer rate (4 lane)
- High Speed, Low-Latency, Point to Point Connection
- Simple packet-based transfer protocol for memory mapped access
- Link Self-Initializes
states Fred Rakvica, Integre Managing Partner. “We are excited to offer FPGA designers a high-speed window into TI’s DSP world, not only with the HyperLink core, but also our other complementary core products.”“Integre’s background in FPGA design and experience with high speed I/O make them the logical choice to bring TI’s HyperLink technology to this market,”
said Arnon Friedmann, business manager, multicore processors, TI. “The performance of the IP-HyperLink core makes it an excellent solution for high speed communication with our KeyStone-based multicore DSPs.”
The IP-HyperLink core is currently available for customer design-in. For more information on the IP-HyperLink core please contact email@example.com
If you found this article to be of interest, visit Programmable Logic Designline
where – in addition to my Max's Cool Beans
blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).