The folks at National Instruments have just sent me the sort of product release I really like … one that's short, sharp, and to the point (grin).
They've announced that their LabVIEW FPGA IP Builder add-on, which uses leading Xilinx Vivado High-Level Synthesis technology to simplify high-performance field-programmable gate array (FPGA) algorithm design. This new LabVIEW add-on enhances productivity by reducing the need for manual optimization of high-performance algorithms. Instead, users specify functional behavior along with design constraints and the software automatically generates a hardware implementation to meet requirements.
The new add-on tightly integrates with LabVIEW and the LabVIEW DSP Design Module, a LabVIEW module that helps researchers and system designers in the RF and telecommunications space quickly create communication links and multirate digital signal processing (DSP) algorithms on FPGAs.
- Increased FPGA design abstraction for enhanced productivity
- Improved algorithm performance and resource utilization
- Separation of code and design constraints facilitates IP reuse
- Seamless deployment to NI FPGA-based devices and integration with I/O
If you found this article to be of interest, visit Programmable Logic Designline
where – in addition to my Max's Cool Beans
blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).