Breaking News
Product News

NI LabVIEW uses HLS to improve FPGA design productivity

8/1/2012 08:10 PM EDT
1 Comment
NO RATINGS
More Related Links
View Comments: Oldest First | Newest First | Threaded View
DrFPGA
User Rank
Blogger
re: NI LabVIEW uses HLS to improve FPGA design productivity
DrFPGA   8/9/2012 4:19:36 PM
NO RATINGS
If you don't know much about the high level design used by LabVIEW it's worth your time to quickly scan the white paper listed at the end of Max's post. Figure 4 in particular shows how you can easily graphically define a somewhat complex filter and then automatically generate optimized HDL code targeted at a specific FPGA. These productivity tools are going to be excellent additions to the FPGA bag of tricks. More and more domaine specific tools and IP will soon make it just as easy to design with FPGAs as with MCUs... Even for a chip architect...

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll