Breaking News
Product News

Tektronix hopes to shake up ASIC prototyping

10/30/2012 05:15 PM EDT
1 Comment
More Related Links
View Comments: Newest First | Oldest First | Threaded View
User Rank
re: Tektronix hopes to shake up ASIC prototyping
bradq   10/30/2012 9:22:45 PM
95% -- I'll take that! Your point about extra resources, though, is quite valid, Brian. Any embedded instrument will consume FPGA resources; there is truly no free lunch. I will say that we rarely see this issue in practice, as we tend to "fill-in-the-gaps" of left over LUTs rather than causing a re-partioning of the design. Still, it is an important point.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
Like Us on Facebook Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll