Breaking News
Product News

Altera, ARM announce adaptive FPGA embedded S/W toolkit

12/14/2012 04:23 PM EST
1 Comment
NO RATINGS
More Related Links
View Comments: Oldest First | Newest First | Threaded View
Max The Magnificent
User Rank
Blogger
re: Altera, ARM announce adaptive FPGA embedded S/W toolkit
Max The Magnificent   12/14/2012 4:43:31 PM
NO RATINGS
Well, I have to say that this is all jolly exciting. When we first started to hear about things like SoC FPGAs that combined dual ARM Cortex-A9 processors with programmable digital FPGA fabric, I must admit that I did wonder what the design tools would look like. Now I have my answer. The great thing here is that when the FPGA designers create any hardware accelerator blocks and functions in the FPGA fabric, their register maps are automatically made available to the software developers just the way they are used to. Also, this combined Altera/ARM environment allows software developers to set breakpoints in their code that will trigger data/signal capture in the FPGA fabric; similarly, th ehardware designers can set up SignalTap virtual logic analyzer triggers in the programmable fabric that will cause breakpoints in the software. With regard to the ARM debugger -- this is a full-up implementation without any limitations -- except for the fact that it's locked to the Altera FPGA SoC. This type of high-end debugging capability (the ability to look at Linux threads, semaphores, queues, etc) could easily cost up to $5000 or more. so including it with the Altera tools for only $995 is pretty mind-blowing. Mega cool!!!

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.