- High-speed verification and hybrid prototyping solution for Verilog designs in an affordable, desktop form factor
- Connect, Build & Go gets you up and running in less than a day
- Build automation connects designs to the host and provides a C API for easy integration of SystemC/C/C++ models and test benches
- Dynamic debugging enables iterations in minutes, instead of hours or days, by eliminating the requirement to re-instrument and re-synthesize
The folks at Bluespec
, who bill themselves as "The Synthesizable Modeling Company,"
have just today announced Semu
, a software solution that delivers emulation speeds at simulation prices: affordable, easy-to-use desktop emulation with low-cost Xilinx FPGA-based development cards.
Semu, which is pronounced "see-mu" (symbolizing the attributes of both s
imulation and emu
lation), speeds up long functional verification runs by up to 10,000X to quickly flush out tough corner cases on complex IP blocks and subsystems using application-driven data sets and pseudo-random testing. By easily integrating RTL IP into SystemC/C/C++ Virtual Platforms, Semu also enables cost-effective hybrid prototyping for high-speed, hardware-accurate pre-silicon software development.Desktop emulation: a new category
Traditional emulation, with its large capacities, serves the needs of verification and emulation teams doing full-system validation. Meanwhile, individual ASIC and FPGA developers, including architects, modelers, designers, and even verification engineers, have been limited primarily to simulation and – for the adventurous – home-grown FPGA-based solutions. For these users, Semu brings together the power of FPGAs and C to deliver Desktop Emulation, a high-speed verification and hybrid prototyping solution targeted to their capacity, budget and productivity needs.Connect, Build & Go ease-of-use: deploys in hours, not weeks
Semu connects to standard, low-cost Xilinx FPGA development boards through a Linux PC to deliver affordable, desktop emulation. With Connect, Build & Go
automated setup, users can deploy Semu in hours, not weeks:
- Imports RTL IP designs, with build automation, into FPGA emulation
- Generates a host-based C API to easily connect models and test benches to the design-under-test (DUT) – interfaces can be at both signal and transactional (TLM) levels
- Connects designs to the host, seamlessly including transactors and PCIe-based co-emulation link
Dynamic debug eliminates re-instrumentation & re-synthesis: debug iterations in minutes, not hours or days
Semu provides dynamic visibility and hardware breakpoint capability against 100% of the register state in a design at any time to give a debug experience that feels more like software than hardware. Dynamic debug eliminates the requirement to frequently re-instrument and re-synthesize, so debug iterations can be performed in minutes, not hours or days.Product details
Semu is a software package that runs on a Linux PC and provides an easy-to-use GUI for project configuration, build, run and debug. Semu includes ready-to-use Verification IP (VIP) templates that users can leverage to bring up designs quickly. Semu will initially support Verilog designs up to 2 Million gates when used with a Xilinx ML605 board. Support for additional Xilinx FPGA-based boards will soon provide higher capacities up to 14 Million gates. Bluespec: Simplifying complexity, while delivering extreme flexibility
Semu integrates dynamic debug, design-specific transactors, high-performance co-emulation, and the power of FPGAs all within a simple GUI and C APIs for Verilog designers. Bluespec's synthesizable modeling is the key technology that enables bringing such complex, extremely flexible systems as Semu to market. Furthermore, it enables delivering the rich roadmap of transactors, verification IP, and next generation debug planned for Semu.Pricing and availability
Semu is available now at pricing that starts at $9,500 for a time-based license and maintenance.
For more details you can Bluespec's vice president of marketing, George Harper, directly -- George can be reached at (781) 250-2200 or via email at firstname.lastname@example.org
(tell him "Max says Hi!"
If you found this article to be of interest, visit Programmable Logic Designline
where – in addition to my Max's Cool Beans
blogs – you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).
Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here
to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).