Breaking News
News & Analysis

Big-Little, GPU-Compute Go Industrial

7/3/2013 02:20 PM EDT
13 comments
NO RATINGS
More Related Links
View Comments: Threaded | Newest First | Oldest First
krisi
User Rank
CEO
power savings?
krisi   7/3/2013 6:00:22 PM
NO RATINGS
How much power savings can be obtained using big-little concept? why not integrate the two dice into one big+ device? Kris

Sanjib.A
User Rank
CEO
Re: power savings?
Sanjib.A   7/3/2013 9:38:46 PM
NO RATINGS
@krisi: In the article it is mentioned as 70% energy efficient. If you take a look at the Samsung website below, it also advertises 70% energy efficient. Now 70% wih respect to which "benchmark"?...not sure.

https://www.samsung.com/global/business/semiconductor/minisite/Exynos/products5octa.html

I think two or more of these cores come in one package. For example Exynos 5 Octa processor has four Cortex-A15 cores and four Cortex-A7 cores in a package.

 

krisi
User Rank
CEO
Re: power savings?
krisi   7/3/2013 10:59:59 PM
NO RATINGS
I saw 70% number but it just sounds too good to be true. I am curious what others think about this claim...Kris

Olaf Barheine
User Rank
Rookie
Re: power savings?
Olaf Barheine   7/4/2013 2:47:20 AM
NO RATINGS
I believe with 70% they mean only the power consumption of their micro-controller. But for example in a tablet computer for industrial applications the display and other parts like SSDs or WLAN controllers need the most electric power. In other words: It is just marketing.

Peter Clarke
User Rank
Blogger
Re: power savings?
Peter Clarke   7/4/2013 6:30:43 AM
NO RATINGS
Yes

This only applies to the SoC.

What is being compared is a Cortex-A15 core against a big-little combination of Cortex-A15-plus-Cortex A7. Or more likely four Cortex-A15s against a 4 plus 4 design.

The A15 provides high single-thread performance but burns a lot more power while the A7 is optimized for power consumption but only achieves about one third of the peak performance at about one quarter of the power consumption.

According to information shown to me by ARM: when working on a mix of Bbench web browsing benchmark plus mp3 audio streaming on a 4+4 system, big-little saves about 50 percent of the energy compared with four Cortex-A15s at the same performance level.

Where a low-level load such as MP3 playback alone does not need to wake up the Cortex-A15 at all, the energy used can be one quarter of that on an A15, In other words a big-little energy saving of 75 percent.

 

 

 

 

 

 

 

 

 

 

krisi
User Rank
CEO
Re: power savings?
krisi   7/4/2013 9:59:13 AM
NO RATINGS
thank you Olaf...that makes sense

Max The Magnificent
User Rank
Blogger
Re: power savings?
Max The Magnificent   7/4/2013 11:38:33 AM
NO RATINGS
@krisi: why not integrate the two dice into one big+ device?

I may be wrong, but I thought the idea was to build an SoC using the two Big-Little processors on the same die -- I don't recall hearing about them being presented on seperate dice.

krisi
User Rank
CEO
Re: power savings?
krisi   7/4/2013 11:57:21 AM
NO RATINGS
thank you Max...I have the same impression, for this to make sense both processors have to be integrated on one die...otherwise chip to chip IO communications will negate most of the gains...Kris

Warren3
User Rank
CEO
Re: power savings?
Warren3   7/7/2013 11:57:37 PM
NO RATINGS
[Responding to Krisi 7/3 6:00 posting] Transistor sizing choices and flop staging choices would suggest not mixing the cores together. Maybe even regionalized process applications could be made? Merging of cores [also] feels like it goes counter to SOC design phylosophy generally.

Sheetal.Pandey
User Rank
Manager
Re: power savings?
Sheetal.Pandey   7/8/2013 6:59:06 AM
NO RATINGS
Its great to see Fujitsu is bringing something interesting on the table. Performance and power has been always contesting factors in chip development.

krisi
User Rank
CEO
Re: power savings?
krisi   7/8/2013 12:26:13 PM
NO RATINGS
different transistor sizes for both cores??? why? it is not like one is analog and the other digital

Warren3
User Rank
CEO
Re: power savings?
Warren3   7/11/2013 7:47:29 PM
NO RATINGS
Nope. Transistors designed to be high performance tend to be large and leaky while those designed for low power tend towards low capacitance (small self-size, small distances and gates to drive) and lowest possible leakage. 

krisi
User Rank
CEO
Re: power savings?
krisi   7/12/2013 10:54:14 AM
NO RATINGS
Every CMOS design has different transistor sizes (W and L)...what I thought you mean by your comment was that minimum channel length in both cores is different, and that surprised me

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed