Breaking News
Cut ADC Skewing Errors
7/30/2013

Aliasing can result from a gain mismatch between two time-interleaved ADCs.
Aliasing can result from a gain mismatch between two time-interleaved ADCs.

Return to Article

View Comments: Newest First | Oldest First | Threaded View
MeasurementBlues
User Rank
Blogger
Re: Uhhh
MeasurementBlues   7/30/2013 11:52:09 AM
NO RATINGS
Better yet, download a white paper.

http://spdevices.com/images/stories/white_papers/13-1004_adx_and_digitizers.pdf

Many more examples than in the EDN article, but even that doesn;t tell you how the DSP works.

MeasurementBlues
User Rank
Blogger
Re: Uhhh
MeasurementBlues   7/30/2013 11:50:21 AM
NO RATINGS
Of course, you can buy the ADC intervleaving design kit from the author's company.

http://spdevices.com/index.php/products2.

MeasurementBlues
User Rank
Blogger
Re: Uhhh
MeasurementBlues   7/30/2013 11:45:59 AM
NO RATINGS
@MD, I agree with your assessment that the main article is weak on the theory. I would have liked to have seen at least a block diagram of the DSP algorithm.

Michael Dunn
User Rank
Manager
Uhhh
Michael Dunn   7/30/2013 11:34:18 AM
NO RATINGS
It's a bit too weak on the theory to make any sort of judgement.

The basic concept of making corrections in the frequency domain sounds attractive.

Most Recent Comments
hw20110
 
didymus7
 
didymus7
 
pmyg89
 
didymus7
 
didymus7
 
didymus7
 
Measurement.Blues
 
kfield
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week