Design Con 2015
Breaking News
News & Analysis

Apple, Samsung, Foundries Key to 3D ICs

11/8/2013 06:00 AM EST
21 comments
NO RATINGS
1 saves
Page 1 / 3 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
Page 1 / 3   >   >>
genegoebel
User Rank
Rookie
Mass production
genegoebel   11/11/2013 12:55:21 PM
NO RATINGS
The reality is simple. Its been mentioned numerous times throughout prior comments. Simply put we need the volume equivalent to current MCU or DRAM. Volume will make 3-D affordable. So when there is demand for 200,000 WPM we will see mass adoption.

genegoebel
User Rank
Rookie
Mass production
genegoebel   11/11/2013 12:55:19 PM
NO RATINGS
The reality is simple. Its been mentioned numerous times throughout prior comments. Simply put we need the volume equivalent to current MCU or DRAM. Volume will make 3-D affordable. So when there is demand for 200,000 WPM we will see mass adoption.

Or_Bach
User Rank
Rookie
Re: Poor man's 3D IC for Apple A7 ...
Or_Bach   11/10/2013 3:53:09 AM
NO RATINGS
Hi Rick

Quoting from the Tip Sheet for 2013 IEDM:

"The monolithic 3D architecture demonstrated high performance – 3-ps logic circuits, 1-T 500ns nonvolatile memories and 6T SRAMs with low noise and small footprints, making it potentially suitable for compact, energy-efficient mobile products. (Paper #9.3, "Monolithic 3D Chip Integrated with 500ns NVM, 3ps Logic Circuits and SRAM," C–H. Shen et al, National Nano Device Laboratories)

rick merritt
User Rank
Author
Re: Poor man's 3D IC for Apple A7 ...
rick merritt   11/10/2013 1:11:24 AM
NO RATINGS
@Zvi: Can you describe a memory+logic design done in your approach?

chipmonk0
User Rank
Manager
Re: Poor man's 3D IC for Apple A7 ...
chipmonk0   11/9/2013 11:38:04 AM
NO RATINGS
@ Zvi Or Bach :

 

has any monolithic 3D chip with Logic on top of memory stack been built yet ? Quite aside from the process integration issues would n't the difference in floorplan between Memory and a SoC increase the interconnect length, thus largely negating the advantage of short vias ?

_hm
User Rank
CEO
Yield and Design for Test
_hm   11/9/2013 7:47:26 AM
NO RATINGS
Apple's approach to poor man's 3D packaging must have logic behind it. Two of that can be very good yield for current manufacturing and Design for Testability. If you need to meet these two aspects, Apple's approach may be prudent.

Real 3D packagin may be more essential for wearable technology and devices.

 

Or_Bach
User Rank
Rookie
Re: Poor man's 3D IC for Apple A7 ...
Or_Bach   11/8/2013 10:38:15 PM
NO RATINGS
Hi Rick

Yes, monolithic 3D provide the highest bandwidth between memory and logic, as the connection to the memory is extremly short - less than 1 micron. 

chipmonk0
User Rank
Manager
Dick James & ChipWorks
chipmonk0   11/8/2013 5:48:41 PM
NO RATINGS
have been a valuable resource over the years. They were indeed the first to report SONY using face to face SoC - DRAM in wide I/O in their handheld Vita game system.

They ought to branch out into analyzing Packages as well, since integration at the Package level looks ever more attractive as chasing Moore's Law becomes unaffordable for most.

chipmonk0
User Rank
Manager
Re: Poor man's 3D IC for Apple A7 ...
chipmonk0   11/8/2013 5:38:50 PM
NO RATINGS
you could look up my hour long rant and rave at ARM TechCon last week, just skip the Math.

rick merritt
User Rank
Author
Re: Poor man's 3D IC for Apple A7 ...
rick merritt   11/8/2013 3:37:34 PM
NO RATINGS
@Chipmonk: Great perspective! I'd love to read YOUR teardowns of these iProducts

Page 1 / 3   >   >>
Radio
NEXT UPCOMING BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll