Breaking News
View Comments: Oldest First | Newest First | Threaded View
Page 1 / 2   >   >>
zewde yeraswork
User Rank
Blogger
design
zewde yeraswork   12/12/2013 9:18:03 AM
NO RATINGS
It actually makes a fair amount of sense that a chip design company could benefit from the end of the era of packing as many transistors as possible onto the chip, given that that necessarily means more innovation in other areas are chip design. Of course, he has an interest in saying that Broadcomm is going to come out on top of the situation regardless.

rick merritt
User Rank
Author
Dealing with the slowdown
rick merritt   12/12/2013 11:18:07 AM
NO RATINGS
How are you dealing with the rising cost/function at 20nm and beyond (with double patterning)?

 

krisi
User Rank
CEO
Re: Dealing with the slowdown
krisi   12/12/2013 12:19:04 PM
NO RATINGS
I am just not going down there ;-)...

chipmonk0
User Rank
CEO
Re: Dealing with the slowdown
chipmonk0   12/12/2013 12:42:50 PM
NO RATINGS
the free lunch is over for the fabless wonders ? can't keep making those huge profit w/o device R&D anymore ?

TarraTarra!
User Rank
CEO
Re: Dealing with the slowdown
TarraTarra!   12/12/2013 3:02:45 PM
NO RATINGS
Isnt it more of a problem for the companies with fabs? Process node advantage will not provide the benefits as before and the cost of sustaining new fabs increasing.

TarraTarra!
User Rank
CEO
Re: design
TarraTarra!   12/12/2013 3:05:42 PM
NO RATINGS
This does level the playing field a bit. Design innovation is where companies will have to distinguish themselves. The best, most efficient design shall survive rather than the design on the latest process node.

junko.yoshida
User Rank
Blogger
Re: Dealing with the slowdown
junko.yoshida   12/12/2013 3:41:50 PM
NO RATINGS
@TarraTarra! I think you're right. It will be problematic for foundries who need new nodes to keep differentiating their services and charge premiums..

rick merritt
User Rank
Author
Re: Dealing with the slowdown
rick merritt   12/12/2013 5:55:14 PM
@Tarra: Fabs like TSMC are just starting to ramp up really expensive (profitable) 3-D stacking processes.

In the future they may not be able to charge the premiumjs for 28nm, 16nm they charge today, but then they will not have the enormous expenditures of new multibillion dollar fabs every 18 monthys either. The biz dynamics will shift radically.

Imagine what that might  be like!

Or_Bach
User Rank
Rookie
Life After Moore's Law
Or_Bach   12/12/2013 6:10:36 PM
NO RATINGS
1 saves
Yes, it is clear thar cost per transistor is not going down with dimension scaling, but new type of scaling - monolithic 3D - would keep Moore's Law in the near future. Samsung is already doing so with 3D NAND and other are moving toward monolithic 3D just as well. The first adaption of monolithic 3D is in the memory segment, and other segment will follow, as we just recently learned whith Qualcomm sign up with CEA Leti. In a recent Blog we articulated why Scaling makes monolithic 3D IC practical http://electroiq.com/blog/2013/10/scaling-makes-monolithic-3d-ic-practical/, and in our site we present the cost and othe benifits the monolithic 3d technology provides - http://www.monolithic3d.com/3d-ic-edge1.html

chipmonk0
User Rank
CEO
Re: Dealing with the slowdown
chipmonk0   12/13/2013 12:16:17 AM
as the R&D cost incurred by the leading Foundry to keep up with Intel shoots up, that cost is bound to get xferred to their Fabless customers, cutting into their huge margin up to now. this is what I had meant as "the free lunch is over for the fabless wonders"

Page 1 / 2   >   >>
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week