Breaking News
Slideshow

Slideshow: DesignCon Hits 100G Targets

2/3/2014 00:02 AM EST
14 comments
NO RATINGS
Page 1 / 9 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Ed Connolly
User Rank
Blogger
PCB material
Ed Connolly   2/3/2014 6:06:45 PM
NO RATINGS
What is the laminate?

krisi
User Rank
CEO
Re: 56G serdes? 802.3bj panel?
krisi   2/3/2014 5:46:52 PM
NO RATINGS
so what is the highest IO bandwidth per pin in all these solutions? 100G in parallel was demonstrated in R&D several years ago (you just need enough pins to carry 100G in aggregate)

rick merritt
User Rank
Blogger
56G serdes? 802.3bj panel?
rick merritt   2/3/2014 3:07:33 PM
NO RATINGS
I did NOT get to the LSI session om 56G serdes or the panel on 802.3bj 100GbE backplanes.

I'd love to hear a report from anyone who did!

Susan Rambo
User Rank
Blogger
Oscilloscope watch teardown!
Susan Rambo   2/3/2014 12:42:47 PM
NO RATINGS
Wow, I missed the Oscilloscope watch teardown at the show. Good slideshow. I think you hit some important stuff at the show. Martin Rowe might want to chime in about some developments in PCI-Express he saw from the show.

<<   <   Page 2 / 2
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week