SAN JOSE, Calif. — The new director of Intel Labs vowed to run a tight ship in his first public outing, a press conference describing papers on low-power interconnects and security techniques it will present at this week's International Solid-State Circuits Conference.
The 1,000-person group aims to "be very disciplined, take risks, fail fast, improve innovation yield, encourage new ideas... and be tightly aligned with Intel's business units," said Wen-Hann Wang, who took on the job last year.
Wang took over the labs from Justin Rattner last year about the same time Brian Krzanich took over as chief executive of Intel. Wang joined Intel in 1991 as a Pentium Pro platform architect, but spent most of his time as a research manager in Intel's microprocessor research lab in 1995 and later as a director of its emerging platforms lab and then its circuits and system research group.
Wang referred to the "new Intel Labs" under Krzanich as a focused group working on "high risk, high reward projects relevant to the company's business groups. "We are not an ivory tower or country club, but a 21st century industrial research lab... able to touch people's lives though our products," he said.
"It sounds more like advanced development than some of the research we seen in the past," said Nathan Brookwood, principal of market watcher Insight64 in Saratoga, Calif., who sat in on the call.
Vivek De, director of the circuit research group in Intel Labs, described a handful of research papers Intel will present at ISSCC this week. Several showed progress designing transistors operating at near-threshold voltage to reduce power consumption, a hot topic at ISSCC in recent years.
In one paper, Intel will describe a technique for generating and storing a unique random key on a chip that cannot be discovered by physically probing it. The key can be used for a variety of security functions including authentication. The approach leverages process variations that create unique delays when passing through a circuit array.
Another paper describes a 256 node on-chip network offering 20.2 Tbits/second of aggregate bandwidth. It uses packet-switching techniques to set up a link and circuit switching to stream data between nodes.
A third paper describes a serial interconnect over shielded copper pair wires that delivers 32 Gbits/s over a 1.5 meter distance including cables, board traces and connectors. The link is suitable for use in consumer systems, the researcher said.
— Rick Merritt, Silicon Valley Bureau Chief, EE Times