Breaking News
News & Analysis

Spansion to Launch HyperBus I/F for Automotive

Low latency, high read thruput, low pin-count
2/18/2014 02:10 PM EST
12 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
junko.yoshida
User Rank
Blogger
Re: What's their strategy ?
junko.yoshida   2/18/2014 6:08:10 PM
NO RATINGS
@alex_m1, a great question. I'd need to find that out.

 

alex_m1
User Rank
CEO
What's their strategy ?
alex_m1   2/18/2014 4:11:00 PM
NO RATINGS
Great story Junko.

I wonder thought: up unto now spansion talked a lot about making microcontrollers with large flash as a unique thing they could do.

But now they sell the hard part for everybody: large flash with low pin count , small size, fast, fit for automtoive. Sound great.

Does this mean they won't invest the large sums of money required to make an mcu with a large flash on a single die ?

Is the strategy is all about controlling the memory interface and with that profoiting from memory and licensing and or selling a  bundle of mcu+flash chips?

Or is it something else ?

 

<<   <   Page 2 / 2
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll