Breaking News
High-Speed Memory: 6 Technologies to Watch
4/9/2014

Image 1 of 6      Next >

DDR4
The latest high speed dynamic memory technology is DDR4, set to reach the market in volume later this year. The specification started in 2005 in order to deliver faster clock frequencies, to provide higher data rates of 4266 MT/s (up from 2133 Mtransfers/s for DDR3), and to support lower voltages of 1.05 to 1.2V in new chipsets. The new standard also includes Connectivity Test, a type of JTAG boundary scan that boosts device and module manufacturing testing by enabling early fault detection in order to reduce time spent on debugging and improve system reliability. Samsung started production of 4G DDR4 devices on 20nm in September 2013, while Micron Technologies, which now includes Elpida, is shipping 8G and 4G DDR4 devices.

The latest high speed dynamic memory technology is DDR4, set to reach the market in volume later this year. The specification started in 2005 in order to deliver faster clock frequencies, to provide higher data rates of 4266 MT/s (up from 2133 Mtransfers/s for DDR3), and to support lower voltages of 1.05 to 1.2V in new chipsets. The new standard also includes Connectivity Test, a type of JTAG boundary scan that boosts device and module manufacturing testing by enabling early fault detection in order to reduce time spent on debugging and improve system reliability. Samsung started production of 4G DDR4 devices on 20nm in September 2013, while Micron Technologies, which now includes Elpida, is shipping 8G and 4G DDR4 devices.

Image 1 of 6      Next >

Return to Article

View Comments: Threaded | Newest First | Oldest First
eetimes_#24
User Rank
Author
Rife with errors
eetimes_#24   4/10/2014 2:39:29 AM
I literally lost count of the technical errors in this piece. I suggest readers not rely on it for mission-critical needs.

DougInRB
User Rank
Author
Re: Rife with errors
DougInRB   4/10/2014 11:41:45 AM
These aren't even technologies to watch - they are interface solutions to consider.  No, I won't put DDR4 in my smartphone.  No, I won't put embedded DRAM in my server, etc.  Since this article was about 'memory interconnect technologies to watch', why is a serial connected RAM interface like HMC not even mentioned?

 

barunkd
User Rank
Author
HMC/ HBM is the technology
barunkd   4/11/2014 4:24:41 AM
3D Memory, with its two flavors HMC and HBM, will become the high speed memory of future. They will replace DDR technolog in server application. Besides providing much higher bandwidth than DDR4 (4x to 6x), HMC makes the job of PCB designer easier becuase it is based of serial interface technology where as DDR4 is based on parallel interface technology. But the question is when. There are two challenges. First one is cost, HMC is at least 3x costlier (if not more) than DDR4. And it is not pin replacable, creating the need of fresh board design. Server has long product lifetime, hence this is a challenge to HMC adoption

Regards,

Barun

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed