Design Con 2015
Breaking News
News & Analysis

Altera's FPGA DSP Goes Hardcore

4/22/2014 02:44 PM EDT
12 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
Sanjib.A
User Rank
CEO
Compatibility to the older development tool
Sanjib.A   4/22/2014 11:38:18 PM
NO RATINGS
@Max: Thank you for the information! The DSP blocks are not supported on Cyclone V SoCs I suppose? Are these new devices supported on the Quartus II design tool? Does the older versions of the tool support these new SoCs or it would be required to move to a newer version?

betajet
User Rank
CEO
Two questions
betajet   4/22/2014 10:00:11 PM
NO RATINGS
Two questions:

1.  How much do these puppies cost?

2.  How much power does one of these consume running 1.5 TFLOPS, including the logic needed to get operands to the FPUs?

Also, I sure hope the developers remember to write their floating-point models using single precision, or they're going to get a nasty surprise when they discover that floating-point numbers are not real numbers.

<<   <   Page 2 / 2
Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week