Breaking News
News & Analysis

Novel, Inexpensive 3D Chips Funded by SRC

5/7/2014 09:40 AM EDT
12 comments
NO RATINGS
Page 1 / 2 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
R_Colin_Johnson
User Rank
Blogger
Re: That would be ideal for power gating switches...
R_Colin_Johnson   5/7/2014 11:34:42 AM
NO RATINGS
Of course, stacking memory is the most obvious application, but I'm sure that when designers put on their thinking cap they'll find many more useful applications of having active devices within the metalization layers--just like you did.

vlsi_guy
User Rank
Manager
That would be ideal for power gating switches...
vlsi_guy   5/7/2014 11:21:52 AM
NO RATINGS
Assuming idrive is good, leakage is comparable or better, and low source/drain resistance we could have these power gating (e.g., header switches) up near the top of the BEOL. Rather then now, where we have to go all the way down to FEOL then post switch route back up to upper layers just to distribute current back down to functional devices.

Sign me up :-)

 

<<   <   Page 2 / 2
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
Join our online Radio Show on Friday 11th July starting at 2:00pm Eastern, when EETimes editor of all things fun and interesting, Max Maxfield, and embedded systems expert, Jack Ganssle, will debate as to just what is, and is not, and embedded system.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week