Breaking News
Toshiba & Sandisk to Scrap 2D NAND Fab for 300mm 3D NAND
5/22/2014

Image 1 of 2      Next >

Toshiba's Bit Cost Scalable memory architecture. 
(Source: Toshiba)
Toshiba's Bit Cost Scalable memory architecture.
(Source: Toshiba)

Image 1 of 2      Next >

Return to Article

View Comments: Newest First | Oldest First | Threaded View
Martini Tech
User Rank
Rookie
Re: What process node is their BiCS?
Martini Tech   5/25/2014 6:16:33 AM
NO RATINGS
I think they may be aiming at 15nm.

Toshiba has started a collaboration with Canon and Canon has acquired Molecular Imprints to develop a cost-effective solution for 15nm

More details here: http://www.martini-tech.com/toshiba-canon-team-developing-15nm-nanoimprint-lithography-technology/

If they make it, Toshiba will use Canon technology for 15nm NAND 

HangLai
User Rank
Rookie
Wow
HangLai   5/23/2014 8:27:14 AM
NO RATINGS
I suspect we can build it better and cheaper in US than in Japan, like those by MU and Intel.  Eventually, US and China will win the race in manufacturing for NAND and DRAM.

wilber_xbox
User Rank
Manager
3D memory stack
wilber_xbox   5/23/2014 12:29:06 AM
NO RATINGS
Is it the result of the same effort that Sandisk had with IBM on the 3D stack?

geekmaster
User Rank
CEO
What process node is their BiCS?
geekmaster   5/22/2014 12:44:11 PM
NO RATINGS
I heard that Samsung VNAND is at 40nm node. What is Toshiba/Sandisk 3D NAND?

resistion
User Rank
CEO
No 2D capacity conversion
resistion   5/22/2014 10:51:01 AM
NO RATINGS
No 2d capacity in an office building!

Radio
NEXT UPCOMING BROADCAST
EE Times Senior Technical Editor Martin Rowe will interview EMC engineer Kenneth Wyatt.
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll