Breaking News
News & Analysis

Ziptronix & EVG Improve Wafer Alignment

6/9/2014 01:15 PM EDT
3 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
krisi
User Rank
CEO
Re: submicron
krisi   6/10/2014 5:12:37 PM
NO RATINGS
aha...TSVs, they can be 5um or so...sub-um alignment makes sense, thank you @docdivekar!

docdivakar
User Rank
Manager
Re: submicron
docdivakar   6/10/2014 3:58:38 PM
NO RATINGS
@krisi As referenced in the article, one of the alignment challenges is the tolerance stackup for microbumps and TSV's. I have seen IMEC's roadmap where the microbumps are less than 30um in dia and the TSV's are heading lower than 5um. Without the submicron alignment accuracy needed, wafer to wafer bonding will not be realized!

MP Divakar

krisi
User Rank
CEO
submicron
krisi   6/10/2014 2:29:22 PM
NO RATINGS
Sounds extremely impressive but why would need sub-micron alignment capability for 300mm wafer?

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll