Breaking News
Micron 3D Memory Supercharges Xeon Phi
6/23/2014

< Previous   Image 2 of 2   

Micron has been working with Intel for several years to optimize the interface channels to maximize bandwidth to its processors. At the 2011 Intel Developers Conference, it demonstrated a single interface channel with a bandwidth of more than 1 terabit per second (seven times greater than DDR3). It also claimed the lowest-ever energy consumption of approximately 8 picoJoules per bit.
Micron has been working with Intel for several years to optimize the interface channels to maximize bandwidth to its processors. At the 2011 Intel Developers Conference, it demonstrated a single interface channel with a bandwidth of more than 1 terabit per second (seven times greater than DDR3). It also claimed the lowest-ever energy consumption of approximately 8 picoJoules per bit.

< Previous   Image 2 of 2   

Return to Article

View Comments: Newest First | Oldest First | Threaded View
Kinnar
User Rank
CEO
Re: Better for thermal but not size
Kinnar   7/19/2014 12:39:46 AM
@msporer : You have rightly pitched the discussion, very nice explanation. Thanks for the producing explanations using thickness in numbers.
I would like to add here, the increasing heat as the size of die increases is due to the bulk of semiconductor itself as it is not a complete conductor, we can say partly resistor and partly conductor. So if the size increases the heat will surely increase. So its again an area of research for semiconductor designers, thermal engineers will be less responsible for it. This is purely my opinion.

msporer
User Rank
Blogger
Re: Better for thermal but not size
msporer   7/18/2014 4:03:56 PM
NO RATINGS
In the context of stacking 3D memory next to a non-TSV host device:

True 3D stacking with TSV in active silicon uses a 10um diameter TSV and a 100um thick wafer. Depending on how many layers could result in 500 to 1000 um total thickness for the stack.  This is right within the range of a standard non-TSV die. It is possible to thin the non-TSV die to be the same height as the TSV stack to alleviate major height difference issues. Any minor differences in height will be taken up by the Thermal Interface Material.

Until the thermal conductivity in the 3D stack can be improved, it is only suitable for low power (<10W) memories such as DRAM. Stacking on top of a processor will be limited by thermal and should be expected first in the mobile space.  There are many thermal issues to be solved before stacking DRAM on top of a high power processor can be considered.

It would be great if there was an equivalent to Moore's Law for mechanical/thermal engineers, but unfortunately advances in those field are not as rapid as with semiconductor manufacturing. If there were we would all have flying cars, etc.

Kinnar
User Rank
CEO
Re: Better for thermal but not size
Kinnar   7/18/2014 2:05:10 PM
NO RATINGS
True, the individual layer will be reduced in thickness, but the 3D stack of the thin layers will be increased in the thickness, and this will require different treatment for sinking heat as compared to heat sinking methods in the 2D chips.

msporer
User Rank
Blogger
Re: Better for thermal but not size
msporer   7/14/2014 7:13:51 PM
NO RATINGS
TSV interconnect requires the die are significantly thinned, so the stack of DRAM could be possibly thinner than an adjacent non-TSV die.  On the other hand, even though silicon has reasonably good thermal conductivity I understand that very high power processors are thinned to improve heat transfer to the heatsink/spreader which has an even better conductivity.

Kinnar
User Rank
CEO
Re: Better for thermal but not size
Kinnar   6/25/2014 5:11:09 AM
NO RATINGS
HMC will be increasing the thickness of the chip, so sinking heat will be a all the way different matter as compared what we are doing today.

rick merritt
User Rank
Author
Check, please!
rick merritt   6/24/2014 4:59:47 AM
NO RATINGS
I know they are going after cost-insensitive apps first because the cost is so high, but I'd be interested if anyone knows and can give some HMC cost information, even just relative to an existing Xeo Phi with external memory.

R_Colin_Johnson
User Rank
Blogger
Re: Better for thermal but not size
R_Colin_Johnson   6/23/2014 5:41:47 PM
NO RATINGS
No one mentioned the size of the package, but I think you've aptly described it.

resistion
User Rank
CEO
Better for thermal but not size
resistion   6/23/2014 5:36:16 PM
NO RATINGS
It's easier to heat sink, but the package must be huge.

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll