Breaking News
News & Analysis

MIT Puts 36-Core Internet on a Chip

Uses twin meshes to scale to any number of cores
7/8/2014 07:25 AM EDT
3 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
markhahn0
User Rank
Rookie
Re: Nothing really new. . .
markhahn0   7/13/2014 2:07:53 AM
NO RATINGS
It's funny that people always whinge about how software is the problem, that sw isn't taking advantage of the hw.  I'd like to propose the opposite: very little sw needs highly parallel hw.  As a person who works with highly parallel systems every day, I always cringe when someone asks why their desktop system doesn't run 4x faster on a 4-core system.  The answer is mainly "because you don't need it to".  Or a little less sarcastically: you have tiny sections of workload that may be inherently parallel enought to take advantage of highly parallel hardware, but most of your time is spent waiting on the user, or IO or memory.

There are plenty of workloads that can effectively utilize a 36-core chip today, AND DO SO.  Heck, 36c isn't even a bit system these days - it's doable in a simple commodity dual-socket server.  Not to mention Phi or GPUs.

R_Colin_Johnson
User Rank
Blogger
Re: Nothing really new. . .
R_Colin_Johnson   7/8/2014 11:14:42 AM
NO RATINGS
Your'e right if they fail, but just like the other guys , these guys think they have the software right this time. If they do have siomething new and validate their software through testing, then they will release the Verilog hardware description, so at least they are doing things in the right order!

EmbeddedSteve718
User Rank
Rookie
Nothing really new. . .
EmbeddedSteve718   7/8/2014 10:42:24 AM
NO RATINGS
Just an updated variation of a theme:

http://en.wikipedia.org/wiki/Network_on_a_chip

3 companies listed here:  They've been around for years. . . .

ARM's Latest:  http://www.arm.com/products/system-ip/interconnect/corelink-ccn-508.php

IBM's been doing this for years:  http://en.wikipedia.org/wiki/Blue_Gene

Anyone know of Tilera (http://www.tilera.com) recently purchased by EZChip?  Another multi-core MIT spin-off.

HW is good, but being able to exploit this "correctly" requires rather smart Software that doesn't exist.  Tilera and other multi-core folks have been playing with this for years, still not there. . .  Even today, with ARM interconnects, SW can only do so much to exploit the HW.  Until HW and SW get together (i.e. make a hole in the fence) - we'll never fully utilize all the CPU power we have.  We'll just continue to waste it with more cores running crappy software. . . . 

As the Saying Goes:  "It's the software, stuipd". . . .

Most Recent Comments
GoBears84
 
mhrackin
 
Max The Magnificent
 
perl_geek
 
Max The Magnificent
 
LarryM99
 
Max The Magnificent
 
C VanDorne
 
Max The Magnificent
Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll