Breaking News
Slideshow

13 Things I Heard at Semicon West

7/11/2014 09:00 AM EDT
17 comments
NO RATINGS
1 saves
Page 1 / 13 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 2 / 2
rick merritt
User Rank
Author
EUV update
rick merritt   7/16/2014 10:09:19 PM
NO RATINGS
ASML announced in its quarterly earnings call yesterday that EUV throughput with at least one customer is now up to 200 wafers/day.

Of course its wafers/HOUR which is really key. Waiting to hear back if they have any news on that.

The Q1 report was ~37 w/h and the target for commervcial use is more like 100+

resistion
User Rank
CEO
Re: What did you hear?
resistion   7/16/2014 6:48:47 PM
NO RATINGS
How would 3d help defects? If redundancy, still need a defect-free die or part.

alex_m1
User Rank
CEO
Re: What did you hear?
alex_m1   7/16/2014 6:09:27 PM
NO RATINGS
Rick, a guy from zvi orbach's company talked about 3d chips as a strong way to fight defects. Self assembly and  Molecular Imprints suffer strong defect rate, but at least they have the resolution. I wonder how well a combination will to solve the defect issue will work cost wise ?

chipmonk0
User Rank
CEO
Re. Item 5 : Heard the one about Snapdragon ?
chipmonk0   7/15/2014 8:26:20 PM
NO RATINGS
Is that such a big deal ?

a 2 x 64 bit bus carrying 25 GByte/s for LP DDR ( Dual Data Rate ) means a Clock Rate of 800 MHz, not at all unusual for LP DDR 3, it works even with conventional lossy Packages.

Apple has been using them for the 5s since last Fall, had to shrink Package interconnect pitch to accomodate wider channels, but that's still a conventional PoP package. SK Hynix claims their LP DDR 3 can run at Clock Rates double that but have n't seen a SoC - DRAM module packaged in conventional PoP working at 1.6 GHz yet.

We do special loss - less Packages that clean up the Eye Diagram even at much higher Clock Rates for very high Bandwidth and low Power loss w/o having to drill any TSVs into live chips.

resistion
User Rank
CEO
Key takeaway
resistion   7/11/2014 11:42:13 PM
NO RATINGS
"No matter what Intel says, Moore's Law is slowing down," said Bob Johnson, a semiconductor analyst for Gartner. "Only a few high-volume, high-performance apps can justify 20 nm and beyond." He sees problems ahead for logic chips in general. The smartphone market is nearing saturation, ultramobiles are canabalizing PCs, and "logic is running out of gas."

If logic is getting affected, that's a really big problem.

resistion
User Rank
CEO
Thanks for the summary
resistion   7/11/2014 11:25:10 PM
NO RATINGS
Nice crisp summary, for those of us who can't go, perennially.

rick merritt
User Rank
Author
What did you hear?
rick merritt   7/11/2014 10:29:27 AM
NO RATINGS
There was a ton of activity at the event and many talks I could not get to, so what did I miss?

<<   <   Page 2 / 2
Most Recent Comments
Radio
NEXT UPCOMING BROADCAST
How to Cope with a Burpy Comet
October 17, 2pm EDT Friday
EE Times Editorial Director Karen Field interviews Andrea Accomazzo, Flight Director for the Rosetta Spacecraft.
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed