Breaking News
News & Analysis

XMOS Sees Key $26M Investment

7/21/2014 10:55 AM EDT
4 comments
NO RATINGS
More Related Links
View Comments: Newest First | Oldest First | Threaded View
alex_m1
User Rank
CEO
Re: what are their advantages here?
alex_m1   7/23/2014 12:08:58 PM
NO RATINGS
@Nick - do you know how can it support flash whioperating at those speeds?

nickflaherty
User Rank
Blogger
Re: what are their advantages here?
nickflaherty   7/22/2014 4:40:51 PM
NO RATINGS
It's logically multicore with a time sliced architecture that let's each slice handle an operation or set of operations in a defined time window. This deterministic latency lends itself very well to software programable I/O operations and real time applications such as control and robotics, rather than GPU. It also allows the chip to scale with multiple processor cores each handling multiple slices, all allocated by the compiler. It's done well with the real time Ethernet AVB protocol that is gathering traction in automotive with the determinism, and they have combined their xCore with the Silicon Labs ARM-based controller but this deal is about the definition and implementation of the next generation devices.

elctrnx_lyf
User Rank
Manager
Re: what are their advantages here?
elctrnx_lyf   7/22/2014 2:11:25 AM
NO RATINGS
It is great that some companies in technology are still able to attract the investment from leading technolgy companies. No wonder there is still a lot to come in future.

liletian
User Rank
Rookie
what are their advantages here?
liletian   7/21/2014 9:06:24 PM
NO RATINGS
It looks to me that it is more like a GPU (multi-core) based design. What are their key advantages here?

anyone?

Top Comments of the Week
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.
Flash Poll