Design Con 2015
Breaking News
News & Analysis

Anatomy of an ARM Server Chip

9/2/2014 11:10 AM EDT
3 comments
NO RATINGS
1 saves
More Related Links
View Comments: Oldest First | Newest First | Threaded View
pica0
User Rank
Rookie
on ECC and power consumption
pica0   9/2/2014 4:07:43 PM
NO RATINGS
Are also the internal busses, caches and registers ECC protected?

What is the planned TDP range?

 

/pica

 

pica0
User Rank
Rookie
on ECC and power consumption
pica0   9/2/2014 4:07:43 PM
NO RATINGS
1 saves
Are also the internal busses, caches and registers ECC protected?

What is the planned TDP range?

 

/pica

 

TarraTarra!
User Rank
CEO
Marketing FUD's are us
TarraTarra!   9/3/2014 11:57:35 AM
NO RATINGS
EETimes has really stooped to regurgitating marketing tweets. E.g there is nothing new in this article. All of this has been reported before in multiple presentations and talks. Other than an AMD and Cavium marketing update there isn't anything new.

Nick, how much investigating and understanding the ARM server landscape did you have to do to come up with this article. Or did you just get on the phone with AMD and Cavium and write up their story.

Sorry, but a lot of EETimes articles lately have catchy headlines but the articles have really no new information other than getting companies messages out there. Bait and switch!

 

Flash Poll
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Top Comments of the Week