Breaking News
News & Analysis

TSMC to Start 10nm in 2017, Closing Gap with Intel

2/24/2015 09:52 AM EST
4 comments
More Related Links
View Comments: Newest First | Oldest First | Threaded View
resistion
User Rank
Author
Re: How will they do it
resistion   2/25/2015 12:32:26 AM
NO RATINGS
Looks like it is still far from the several thousands of wafers per day with immersion: http://www.electronicsweekly.com/mannerisms/rd/tsmc-runs-1000-euv-wafers-day-90w-2015-02/

Strictly speaking, they only had one 1022 wafer/day run and several 400+ wafer/day runs. The throughput is merely 42-43 WPH.

Anyway, looks like all the companies who have worked on EUV are finding ways to exit gracefully. 10 nm is about time to do so.

Dick James
User Rank
Author
Re: How will they do it
Dick James   2/24/2015 2:53:41 PM
At Semicon West Intel announced their foundry arrangement with Panasonic, and Shekhar Borkar was heard to say "there will be more"..

Gondalf
User Rank
Author
Re: How will they do it
Gondalf   2/24/2015 12:30:24 PM
NO RATINGS
Ummm too much galore around new processes :).

TSMC has not even shipped 16nm and it is all on 10nm, very funny.

I have the suspect Intel has won a big foundry contract from some large phone manufacturer or some other unknown company.

We'll see

rick merritt
User Rank
Author
How will they do it
rick merritt   2/24/2015 11:33:40 AM
Interesting comment from TSMC PR person!

At an ISSCC panel last night TSMC's Jack Sun said precious little about the company's plans, declining even to elaborate on its news yesterday it exposed 1,000+ wafers in 24 hours on its latest EUV machine running at 90+W.

Of course Intel's Mark Bohr sitting next to him also said nothing about when or how Intel will deliver cost-effective 10 and 7nm nodes though he continued to express confidence in them. Bohr has been making the point for several mo ths that Intel is way ahead of the competition with its 14nm FinFET process now in volume production.

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed