Agnisys is well known for its IDesignSpec register generator design tool. IDesignSpec is available as a plug-in for popular editors that are commonly used to document registers (Microsoft Word, Microsoft Excel) and as a command line utility for the Windows, Linux, and Solaris platforms.
It imports various formats (e.g., IP-XACT, SystemRDL, XML, CSV) and allows FPGA, SoC, and IP designers to create the register map specification for their digital system and automatically generate all of the required outputs from it (these outputs include UVM, OVM, RALF, SystemRDL, IP-XACT, and user-defined outputs created using Tcl or XSLT scripts).
Register verification is a significant part of the design verification problem. It is one of the first aspects of the design that must be tested because the registers contain the configuration settings for the hardware and are the basis of the hardware / software interface. Thus, the rest of the design's functionality depends on the accuracy of the register implementation.
In order to address this portion of the design flow, Agnisys has announced the availability of its ARV (Automatic Register Verification) add-on that enhances the IDesignSpec register specification solution with the capability to automate the register verification process.
ARV comes in two configurations as follows:
- ARV-Formal takes the register specification and RTL design as input and performs a formal proof to ensure all register operations conform to the specification. ARV-Formal is powered by 360-DV LaunchPad -- an adaptive formal technology platform from OneSpin Solutions. ARV-Formal automatically generates assertions directly from the specification and executes them using the integrated formal engine, therefore completely automating setup.
- ARV-Sim is a complete register verification solution that integrates with the Synopsys VCS, Cadence Incisive, and Mentor Questa simulators. ARV-Sim completely automates the UVM verification process and eliminates the lengthy and error prone UVM test bench and sequence creation process. ARV-Sim provides positive and negative sequences automatically -- the actual test sequences that stimulate the hardware to ensure that the implementation is correct. In addition to testing the register implementation, ARV-Sim also verifies the interface between the registers and the application logic.
ARV provides the coverage metrics and writes tests to enable 100% coverage on the registers. ARV-Sim also supports the testing of special registers, such as lock registers, shadow registers, register aliases, interrupts, etc., and generates sequences for these special registers.
Engineering teams may request an ARV-Formal or ARV-Sim evaluation by completing the website form on the ARV product page. Also available is a detailed product datasheet and whitepaper. For more information, please visit the Agnisys Website. Also, Agnisys will be demonstrating ARV-Formal and ARV-Sim -- along with its entire suite of register management and verification products -- at the 52nd Design Automation Conference (DAC) in Booth #2509 at the Moscone Center in San Francisco, June 8-10, 2015.
— Max Maxfield, Editor of All Things Fun & Interesting
Join over 2,000 technical professionals and embedded systems hardware, software, and firmware developers at ESC Silicon Valley July 20-22, 2015 and learn about the latest techniques and tips for reducing time, cost, and complexity in the embedded development process.
Passes for the ESC Silicon Valley 2015 Technical Conference are available at the conference's official site with discounted advance pricing until July 17, 2015.
Make sure to follow updates about ESC Silicon Valley's talks, programs, and announcements via the Destination ESC blog on Embedded.com and social media accounts Twitter, Facebook, LinkedIn, and Google+.
The Embedded Systems Conference, EE Times, and Embedded.com are owned by UBM Canon.