REGISTER | LOGIN
Breaking News
News & Analysis

RISC-V Expands its Audience

Workshop attracts chip architects, execs
12/1/2016 07:20 AM EST
2 comments
NO RATINGS
1 saves
Page 1 / 4 Next >
More Related Links
View Comments: Newest First | Oldest First | Threaded View
KarlS01
User Rank
Author
A true RIS architecture
KarlS01   12/6/2016 7:07:13 PM
NO RATINGS
if, else, for, while, do, switch, assign '=', call on bare metal.

Lamda expressions/delegates compiled with Mono Roslyn/C# is being run using RISC as a stack machine.  An FPGA stack machine can replace the RISC, so Cpu/mcu/mmu, cache, and external memory are unnecessary overhead for many cases.

Define a dataflow on an FPGA using 3 embedded memories, ALU, comparer, then add a block/module of control logic.  (A few hundred LUTs)

The Roslyn syntaxtree API exposes all the nodes/tokens for control and calculation for the application coded in C.  Roslyn is open source as in "free".

Microsoft not required, however Visual Studio C# and debugger have full support.

 

sw guy
User Rank
Author
Open Source CPU ...
sw guy   12/5/2016 12:39:14 PM
NO RATINGS
... is not a so new thing:
Leon (Sparc V8, ie 32b) and OpenSparc (V9, thus 64b) have *GPL implementations.
Leon project was started almost 20yers ago, and OpenStart more than 10years ago.

Then, I agree one can say RiscV is more open, due to project organisation.
Oh, and should write LEON and OpenSPARC and SPARC, BTW...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed