Breaking News
Intel Engineer Builds Social Networks
7/24/2013

Ronak Singhal shows the Nehalem-class Xeon chip he helped design.
Ronak Singhal shows the Nehalem-class Xeon chip he helped design.

Return to Article

View Comments: Newest First | Oldest First | Threaded View
<<   <   Page 3 / 3
mcgrathdylan
User Rank
Author
Re: Power of the Datacenters
mcgrathdylan   7/24/2013 3:11:32 PM
NO RATINGS
I think that is a great point. All the innovation is being driven by mobility and the datacenters. The PC? Not so much.

Tom Murphy
User Rank
Author
Faster Datacenters
Tom Murphy   7/24/2013 3:04:47 PM
NO RATINGS
It's really interesting that some of the biggest customers also may be funding ARM competitors.  It's also interesting on the effect this customization will have on the shape of Intel going forward, assuming those large customers stay with it -- I'm guessing: smaller margins, perhaps tied to more competitive (read: lower) pricing.

Is that what others see in the crystal ball for Intel?

JanineLove
User Rank
Author
Power of the Datacenters
JanineLove   7/24/2013 2:47:07 PM
NO RATINGS
We used to say that the PC market drove innovation and technology. Now it looks like the datacenters  will be calling the shots.

kfield
User Rank
Author
Know your customer
kfield   7/24/2013 12:57:45 PM
NO RATINGS
What a great example of really getting to know your customers and what they want. i wonder what his T&E expenses are???

<<   <   Page 3 / 3
Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed