Breaking News
Lattice Always-On Sensor Solutions for Context-Aware Mobile Devices
10/24/2013

< Previous   Image 3 of 6      Next >

Ultra-low-power FPGAs: ice40LP (left) and ice40LM (right).
Ultra-low-power FPGAs: ice40LP (left) and ice40LM (right).

< Previous   Image 3 of 6      Next >

Return to Article

View Comments: Newest First | Oldest First | Threaded View
Sanjib.A
User Rank
CEO
Really Tiny!!
Sanjib.A   10/26/2013 2:24:35 AM
NO RATINGS
Being an FPGA, it is really tiny!! It is ideal for the applications for which it is made: consumes extremely low power and "... only wakes the application processor when the occasion demands".

What about storing the configuration? Does it need a FLASH or some memory to store the configuration and picks it during power-up like the traditional FPGAs? Why there was an FPGA needed in this size, where the functions it might do for sensing application, could be done by a tiny CPLD? 

DrFPGA
User Rank
Blogger
App processor is a power hog
DrFPGA   10/25/2013 4:59:05 PM
NO RATINGS
Yep app processors need to stay off as much as possible. We will need a multi-level 'cache' equivalent for sensor functions. Need to have levels of processing available for different functions each at 1/10 the power of the previous. The lattice parts are one piece of the puzzle.

Garcia-Lasheras
User Rank
Blogger
Alert senses
Garcia-Lasheras   10/24/2013 4:52:11 PM
NO RATINGS
It seems that many programmable logic devices are starting to enable always-on sensor solutions. This is a need for a plethora of new mobile applications -- I just wonder if SoC switching time rates from low power modes to active run will be able to take advantage of this capabilities without drawing the battery charge saved by sensor frontend!!

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.