Breaking News
Design How-To

Tensilica vs. Ceva in imaging/vision IP core battle

Efficient processor-based architecture
2/12/2013 10:01 AM EST
5 comments
NO RATINGS
< Previous Page 2 / 2
More Related Links
View Comments: Newest First | Oldest First | Threaded View
twilson207
User Rank
Author
re: Tensilica vs. Ceva in imaging/vision IP core battle
twilson207   9/5/2013 1:16:58 PM
NO RATINGS
Actually there is a 3rd player in the mix in the form of CogniVue with their Image Cognition Processing (ICP) technology.  CogniVue has been designing vision processing IP for low power embedded and mobile applications for several years and launched the ICP architecture in 2010, making the IP available in their own SOC.  In 2012 CogniVue licensed their ICP APEX processing core to Freescale (http://media.freescale.com/phoenix.zhtml?c=196520&p=irol-newsArticle&ID=1734693&highlight=) for vision processing in Automotive safety applications.   CogniVue is now a technology licensing company squarely focused on embedded vision processing, and in fact was one of the founding members of the Embedded Vision Alliance in 2011.  The comments in the article about the complexities of vision processing are quite accurate and the ICP APEX processing core is specifically architected to "hide" memory access latency while optimizing the vision processing pipeline.  Check us out at www.cognivue.com.  

SimonCMorris
User Rank
Author
Tensilica vs Ceva vs CogniVue
SimonCMorris   9/5/2013 1:06:32 PM
NO RATINGS
Article completely left out CogniVue Corporation which was a founding member of EVA before CEVA and Tensilica announced their vision cores.  CogniVue's APEX image cognition processor (ICP) technology addresses what is mentioned in this article as key  - an efficient  processor architecture for vision processing is not just about massively parallel pixel processing, but about creating vision friendly data structures, minimizing data movement and somehow achieving na efficiently pipelined implementation of very complex vision algorithms.

junko.yoshida
User Rank
Author
re: Tensilica vs. Ceva in imaging/vision IP core battle
junko.yoshida   2/13/2013 6:29:26 PM
NO RATINGS
This is a processor core tailored to the imaging pipeline. Just as Tensilica used its software profiling tools to create an optimized CPU for its HiFi family of audio DSPs, Tensilica engineers, this time around, "created a specialized DSP with an instruction set that reduces the cycle count of the key embedded vision algorithms," according to Linley Group's Gardner.

krisi
User Rank
Author
re: Tensilica vs. Ceva in imaging/vision IP core battle
krisi   2/13/2013 4:21:55 PM
NO RATINGS
Pretty useful cores...how are they different from DSP cores?

kjdsfkjdshfkdshfvc
User Rank
Author
re: Tensilica vs. Ceva in imaging/vision IP core battle
kjdsfkjdshfkdshfvc   2/13/2013 2:40:14 PM
NO RATINGS
Wow, that's stuff that's over my head. http://bit.ly/dI3hcF

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed