Breaking News
News & Analysis

Intel sees quad-patterned path to 10-nm chips

9/13/2012 03:00 AM EDT
21 comments
NO RATINGS
Page 1 / 2 Next >
View Comments: Oldest First | Newest First | Threaded View
Page 1 / 2   >   >>
resistion
User Rank
CEO
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/13/2012 11:51:18 AM
NO RATINGS
Aren't the 22 nm fins double-patterned already? Previously didn't they say 10 nm was quintuple-patterned?

rick merritt
User Rank
Author
re: Intel sees quad-patterned path to 10-nm chips
rick merritt   9/13/2012 4:08:47 PM
NO RATINGS
In his talk, Bohr said many features in the 22nm process use 80 pitch features, a size chose for this generation because they can be single patterned. He did not say anything about double patterning at 22nm or quintuple patterning on any process.

resistion
User Rank
CEO
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/13/2012 9:34:11 PM
NO RATINGS
I'm just wondering if they made changes already. At the VLSI symposium this year, a 60 nm fin pitch was mentioned, for example. And previously, 10/11 nm by immersion was said to require five masks.

seaEE
User Rank
CEO
re: Intel sees quad-patterned path to 10-nm chips
seaEE   9/14/2012 2:37:44 AM
NO RATINGS
10nm...looks like we are on the verge of things getting very interesting.

agk
User Rank
Rookie
re: Intel sees quad-patterned path to 10-nm chips
agk   9/14/2012 7:35:22 AM
NO RATINGS
A good research and with targets like reducing cost per transistor every year.

any1
User Rank
CEO
re: Intel sees quad-patterned path to 10-nm chips
any1   9/14/2012 1:09:43 PM
NO RATINGS
I have no doubt that Intel can get to 10 nm with quadruple patterning, but will they be able to suppport a reasonable business model once they get there? And what happens after 10 nm? Is that the end of scaling unless and until EUV litho kicks in at reasonable cost?

song-chou-1
User Rank
Rookie
re: Intel sees quad-patterned path to 10-nm chips
song-chou-1   9/14/2012 2:05:04 PM
NO RATINGS
Yes, question is not if 10nm can be done but what economic advantage does it bring after spending Billions and Billions of $. With 80nm pitch used for 22nm that would mean ~40nm metal pitch for 10nm. There is no cost effective way to print. Plus even if lithography breakthrough, parasitic capacitance and line resistance are going to be so large chips will be slower and higher power.

Code Monkey
User Rank
Rookie
re: Intel sees quad-patterned path to 10-nm chips
Code Monkey   9/14/2012 4:04:13 PM
NO RATINGS
This is important work. If Moore's law ends and software's corrolary to Moore's law (code size doubling every two years) keeps trucking, we're doomed.

resistion
User Rank
CEO
re: Intel sees quad-patterned path to 10-nm chips
resistion   9/14/2012 11:44:07 PM
NO RATINGS
Around 10 nm, you cannot merely have a radically new technology come in for one area but a whole package of technologies needed for devices, interconnect, etc. Plus we are now at the scale of electron mean free paths.

Ryan Tennill
User Rank
Rookie
re: Intel sees quad-patterned path to 10-nm chips
Ryan Tennill   9/15/2012 12:17:17 AM
NO RATINGS
Slowed scaling just means that more emphasis has to be put on other aspects of the design. We won't be able to rely on just buying the latest and greatest piece of silicon. Personally I think this is going to be great motivation for better understanding of hardware and the implications of poor coding/software design.

Page 1 / 2   >   >>
Radio
NEXT UPCOMING BROADCAST
How to Cope with a Burpy Comet
October 17, 2pm EDT Friday
EE Times Editorial Director Karen Field interviews Andrea Accomazzo, Flight Director for the Rosetta Spacecraft.
August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll