Breaking News
News & Analysis

Kotura preps fab deal amid silicon photonics surge

Intel, Luxtera hot on the trail
1/25/2013 02:01 PM EST
8 comments
NO RATINGS
< Previous Page 2 / 4 Next >
More Related Links
View Comments: Threaded | Newest First | Oldest First
resistion
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
resistion   1/26/2013 3:54:55 AM
NO RATINGS
It looks like a lot of parallelism is needed for any electronics to match 100G/s.

a.sun
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
a.sun   1/29/2013 7:05:25 AM
NO RATINGS
First of all, it is not to be confused with 100G used in telecom which used advanced modulation to achieve serial 100Gb/s. It's for datacom 100G which can be 10x10Gb/s or 4x25Gb/s, the former was adopted earlier but slower and seems being replaced by the latter as 25G electronics are getting ready. Most early advocates of 10x10G shifted to 4x25G now. No matter for telecom 100G or for datacomm 100GBASE, no 100Gb/s electronics is actually used or needed.

eastlau
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
eastlau   1/26/2013 6:48:38 AM
NO RATINGS
Wonderful article! What do you refer to by " there are no standards"? 100G standard is more mature than 40G, e.g. PM-QPSK modulation is the only one adopted in 100G,while there is no standard modulation method in 40G.

eastlau
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
eastlau   1/26/2013 7:02:15 AM
NO RATINGS
How about the 100G standard for optical network?

rick merritt
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
rick merritt   1/28/2013 5:43:01 PM
NO RATINGS
I meant there are no standards specifically for silicon photonics

a.sun
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
a.sun   1/29/2013 5:21:50 PM
NO RATINGS
I think the battle of standards is in form factor. Both Cisco and Intel rolled out their own connectors to compete with existing MPO connector for highly parallel optics. Intel and IBM&Avago even wanted to completely eliminate all current panel mount transceivers module such as QSFP+, CFP, etc. which is a big threat to many component&module suppliers. We'll see how it goes.

a.sun
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
a.sun   1/29/2013 5:27:37 PM
NO RATINGS
on the chip level, some think Si photonics optoelectronic chips are treated unfairly as all the standards are written in accordance to III-V materials. Some of these standards may not be absolutely necessary for use in practice. It's why most Si photonics products are used in AOC which only have end-to-end electrical specs. Hopefully big players like Intel, IBM can change it.

yazhouren
User Rank
Author
re: Kotura preps fab deal amid silicon photonics surge
yazhouren   1/29/2013 2:45:37 AM
NO RATINGS
?x

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed