Breaking News
News & Analysis

Slideshow: Lessons learned, fun had at DesignCon

Dances with robots
2/1/2013 01:32 AM EST
6 comments
NO RATINGS
< Previous Page 2 / 19 Next >
More Related Links
View Comments: Threaded | Newest First | Oldest First
krisi
User Rank
CEO
re: Slideshow: Lessons learned, fun had at DesignCon
krisi   2/1/2013 5:05:58 PM
NO RATINGS
"here comes PAM-2 and -4!"...well, these schemes were used several years ago to get up to 1Gb/s so little has really changed in that respect, throughput numbers are "just" getting bigger

Adele.Hars
User Rank
Rookie
re: Slideshow: Lessons learned, fun had at DesignCon
Adele.Hars   2/1/2013 5:48:49 PM
NO RATINGS
Just fyi, silicon photonics is almost entirely an SOI-based area -- even for Intel.

resistion
User Rank
CEO
re: Slideshow: Lessons learned, fun had at DesignCon
resistion   2/2/2013 3:38:20 PM
NO RATINGS
The photonic component, e.g., VCSEL, is also power-consuming. Putting it on silicon really defeats the purpose of the low-power designs for the other electronic components.

yalanand
User Rank
Rookie
re: Slideshow: Lessons learned, fun had at DesignCon
yalanand   2/2/2013 4:51:51 PM
NO RATINGS
Its amazing to know that copper traces can handle 40-50GB/s. I remember in India all telephone lines were using copper cables and it was later replaced with optical cables. I wonder if it was good idea to retain those cables.

krisi
User Rank
CEO
re: Slideshow: Lessons learned, fun had at DesignCon
krisi   2/4/2013 6:17:27 PM
NO RATINGS
what is the power dissipation for VCSELs?

Flash Poll
Radio
LATEST ARCHIVED BROADCAST
EE Times editor Junko Yoshida grills two executives --Rick Walker, senior product marketing manager for IoT and home automation for CSR, and Jim Reich, CTO and co-founder at Palatehome.
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed