Breaking News
Design How-To

What! How big did you say that FPGA is? (Team-design for FPGAs)

Design flows
9/27/2010 05:22 PM EDT
2 comments
NO RATINGS
< Previous Page 2 / 2
More Related Links
View Comments: Threaded | Newest First | Oldest First
Max The Magnificent
User Rank
Blogger
re: What! How big did you say that FPGA is? (Team-design for FPGAs)
Max The Magnificent   9/27/2010 5:43:05 PM
NO RATINGS
I remember way back in the mists of time when I first heard the terms top-down and bottom-up design. Of course in those days we were still doing everything by hand -- I would never have dreamed of tools like the ones that are available today!

DrFPGA
User Rank
Blogger
re: What! How big did you say that FPGA is? (Team-design for FPGAs)
DrFPGA   9/28/2010 3:45:43 AM
NO RATINGS
One of the advantages of FPGA design is that you don;t need an ASIC style design flow. Even with large devices. The ASIC guys will try and convince you that a big FPGA is really an ASIC to sell you their more expensive tools. I'm not ready to buy their argument yet. How about some real world examples from several happy customers? That might get my interest...

August Cartoon Caption Winner!
August Cartoon Caption Winner!
"All the King's horses and all the KIng's men gave up on Humpty, so they handed the problem off to Engineering."
5 comments
Top Comments of the Week
Like Us on Facebook

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
EE Times on Twitter
EE Times Twitter Feed
Flash Poll
Radio
LATEST ARCHIVED BROADCAST
David Patterson, known for his pioneering research that led to RAID, clusters and more, is part of a team at UC Berkeley that recently made its RISC-V processor architecture an open source hardware offering. We talk with Patterson and one of his colleagues behind the effort about the opportunities they see, what new kinds of designs they hope to enable and what it means for today’s commercial processor giants such as Intel, ARM and Imagination Technologies.