Breaking News
Design How-To

Power management IC market set to decline

Growth in alternative energy
12/7/2012 07:40 PM EST
2 comments
NO RATINGS
< Previous Page 2 / 2
More Related Links
View Comments: Threaded | Newest First | Oldest First
Comfortable
User Rank
Author
re: Power management IC market set to decline
Comfortable   12/8/2012 5:25:54 PM
NO RATINGS
The problem is not a shrinking of the markets appetite but rather a concentration of the appetite inside Apple. Apple is selling products at a huge pace. But look at who is selling their power management ICs. Dialog at 38% GROSS MARGIN!!! See iPhone,iPad, teardown reports. While the whole semiconductor market is down, Dialog is growing 28%. They will be $750 Million this year! That $750 Million in 2012 at 38% margin was $1.25 Billion last year at over 50% margin sold to many different players. The whole semiconductor industry is changing. What once was hard is now easy. While the number of IC products will continue to increase, the premium for those products will continue to decline because it doesn't take a TI with 20,000 patents to knock things out that are acceptable.

krisi
User Rank
Author
re: Power management IC market set to decline
krisi   12/10/2012 5:16:31 PM
NO RATINGS
38% gross profit margin is very low in this industry!?

Most Recent Comments
michigan0
 
SteveHarris0
 
realjjj
 
SteveHarris0
 
SteveHarris0
 
VicVat
 
Les_Slater
 
SSDWEM
 
witeken
Most Recent Messages
9/25/2016
4:48:30 PM
michigan0 Sang Kim First, 28nm bulk is in volume manufacturing for several years by the major semiconductor companies but not 28nm FDSOI today yet. Why not? Simply because unlike 28nm bulk the LDD(Lightly Doped Drain) to minimize hot carrier generation can't be implemented in 28nm FDSOI. Furthermore, hot carrier reliability becomes worse with scaling, That is the major reason why 28nm FDSOI is not manufacturable today and will not be. Second, how can you suppress the leakage currents from such ultra short 7nm due to the short channel effects? How thin SOI thickness is required to prevent punch-through of un-dopped 7nm FDSOI? Possibly less than 4nm. Depositing such an ultra thin film less then 4nm filum uniformly and reliably over 12" wafers at the manufacturing line is extremely difficult or not even manufacturable. If not manufacturable, the 7nm FDSOI debate is over!Third, what happens when hot carriers are generated near the drain at normal operation of 7nm FDSOI? Electrons go to the positively biased drain with no harm but where the holes to go? The holes can't go to the substrate because of the thin BOX layer. Some holes may become trapped at the BOX layer causing Vt shift. However, the vast majority of holes drift through the the un-dopped SOI channel toward the N+Source,...

Datasheets.com Parts Search

185 million searchable parts
(please enter a part number or hit search to begin)
Like Us on Facebook
EE Times on Twitter
EE Times Twitter Feed